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State-of-the-art microfabricated ion traps for quantum information research are approaching nearly one hun-
dred control electrodes. We report here on the development and testing of a new architecture for microfab-
ricated ion traps, built around ball-grid array (BGA) connections, that is suitable for increasingly complex
trap designs. In the BGA trap, through-substrate vias bring electrical signals from the back side of the trap
die to the surface trap structure on the top side. Gold-ball bump bonds connect the back side of the trap
die to an interposer for signal routing from the carrier. Trench capacitors fabricated into the trap die replace
area-intensive surface or edge capacitors. Wirebonds in the BGA architecture are moved to the interposer.
These last two features allow the trap die to be reduced to only the area required to produce trapping fields.
The smaller trap dimensions allow tight focusing of an addressing laser beam for fast single-qubit rotations.
Performance of the BGA trap as characterized with 40Ca+ ions is comparable to previous surface-electrode
traps in terms of ion heating rate, mode frequency stability, and storage lifetime. We demonstrate two-qubit
entanglement operations with 171Yb+ ions in a second BGA trap.
I. INTRODUCTION
Trapped atomic ions are a leading platform in quan-
tum information research, offering the advantages of
precise optical manipulation and long qubit coherence
times. The transport architecture proposed for scalable
trapped-ion quantum computing1 requires a complex sys-
tem in which large numbers of ions are shuttled to various
locations in the trap structure. Towards this goal, mi-
crofabrication techniques have enabled miniaturization
of ion traps2 that allow for the incorporation of arrays of
microfabricated electrodes on a planar substrate (see, for
example, Refs.3–9). In the typical trap, surface electrode
structures are fabricated on a thin chip that sits atop a
commercial ceramic pin-grid array (CPGA) carrier. To
supply DC trapping potentials for each electrode, pads
on the CPGA are wirebonded to pads on the trap chip.
Capacitors on the surface of the chip or bonded at the
perimeter of the carrier are used to filter out radio fre-
quency (RF) pickup on the electrodes.
Existing fabrication techniques will limit scaling
surface-electrode ion traps far beyond those in use today.
Recent trap designs have grown to incorporate nearly 100
DC control electrodes9. For linear traps with as few as 50
electrodes10, the capacitors and bond pads can consume
a majority of the overall trap chip area and perimeter,
strongly constraining the layout of electrode structures
and DC/RF lead traces. Wirebonds must be carefully ar-
ranged to minimize obstructions to laser access, as beams
for trapping and qubit manipulation must interact with
ions confined ≈ 100 µm above the chip surface. The
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large periphery (non-trap area) of the trap die presents
geometric limitations to focusing these lasers onto the ion
while maintaining the narrow beam waists preferred for
operations such as addressing individual ions in a chain
or driving hyperfine Raman transitions11–13. For exam-
ple, a 729 nm beam for single qubit addressing, focused
to a waist of 3.4 µm as in Ref.11, has a Rayleigh range
of 0.05 mm and would diverge to a beam radius of 100
µm within 1.5 mm, incompatible with existing traditional
surface trap dimensions. Novel trap architectures remove
portions of the trap in several dimensions but are still
constrained by wirebonds along two edges14.
We demonstrate here a new architecture for microfab-
ricated ion traps, built around ball-grid array (BGA)
connections. Our BGA design (Fig. 1) mitigates scal-
ability concerns related to the capacitors and wirebond
connections, providing a flexible architecture for traps of
increased complexity. Electrodes in the BGA trap are
connected with through-substrate vias (TSVs) to pads
on the back side of the trap die. Gold-ball bump bonds
then connect these back-side pads to traces on an inter-
poser. The interposer is wirebonded to a CPGA carrier
for signal routing. The 100-pin Kyocera CPGA used here
is compatible with our existing test setups; alternate car-
riers would require only a redesign of the relatively simple
interposer, rather than modifications to the trap chip it-
self. Trench capacitors are fabricated into the trap die,
similar to a proposal in Ref.15, reducing the trap die area
by a factor of thirty over traps with planar capacitors.
Filter capacitors located at the edge of the CPGA would
be less effective in this architecture, due to distance from
the trap. With the wirebond connections relocated to
the interposer, the surface of the BGA trap chip remains
unobstructed for laser access. Gold is utilized for the
electrode surfaces, minimizing oxide formation which is
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Figure 1. Overview of the BGA design: (a) Die bond region
of the CPGA showing the BGA trap and the interposer foot-
print. (b) Side view. (c) Fully packaged BGA trap. The long
bond wire supplies the trap RF signal.
a potential source of charging and stray fields in sur-
face electrode traps. A re-entrant metallization profile
screens any trapped charge that might accrue on dielec-
tric surfaces15,16. Details of the BGA trap fabrication
process are provided in Section II.
We characterize the BGA trap by loading single and
multiple 40Ca+ ions. Performance of the trap is compara-
ble to previous microfabricated surface traps in terms of
ion heating rate, axial mode stability, and storage lifetime
for one and two trapped ions10,17–19. We take advantage
of the reduced trap die size and improved optical access to
demonstrate tighter focusing of a 729 nm laser beam with
resulting speedup in single-qubit rotation rates. Results
from the BGA ion trap testing are presented in Section
III. We present in Section IV a demonstration of two-
qubit entanglement with 171Yb+ ions in a second BGA
trap.
II. FABRICATION
A. Overview
The BGA trap includes 48 trench capacitors and 48
TSVs connected to a total of 48 DC electrodes. A
schematic cross section of the BGA trap is shown in Fig-
ure 2, highlighting the metal and insulator layers, trench
capacitors, and TSVs. The trap die is bonded to an in-
terposer (Sec. II B 2), which serves to elevate the trap
above the carrier for improved laser access and to route
electrical connections from the package to the trap die.
B. Processing Details
1. Trap Die Fabrication
The process for making the trap die begins with a 500
µm-thick p++ (heavily boron-doped) silicon wafer with
a resistivity of 0.001 − 0.005 Ω·cm. The key fabrication
steps are described below.
(i) Making TSVs: Figure 3 shows the complete pro-
cess for forming the TSVs. Scanning electron microscope
(SEM) images of the TSV features are shown in Fig. 4.
The outlines for the TSVs are patterned with ring-shaped
features and etched ≈ 340 µm into the wafer using a Deep
Reactive Ion Etch (DRIE) tool (Fig. 3, step 1). The side
and bottom walls of the TSVs are oxidized in a thermal
oxidation furnace to a thickness of 1.5 µm (step 2). The
trenches are filled with ≈ 6 µm of highly conductive p++
polysilicon, completely sealing the tops of the holes (step
3). A Chemical Mechanical Polish (CMP) is performed
from the front side to expose the original bulk silicon
wafer (step 4). Much later in the fabrication process (af-
ter front-side metallization), a back-side CMP operation
(step 5) reduces the wafer thickness to 300 µm and ex-
poses the TSV ring. The TSV resistances are 40 ± 2 Ω,
with breakdown voltages in excess of 380 V, above the
range of the test equipment used.
(ii) Making Trench Capacitors: Fabrication of the
trench capacitors begins with DRIE of trenches arranged
in concentric rings around the TSVs, 55-70 µm into the
silicon wafer. Thermal oxide of thickness 60 nm is grown
on the sidewalls of the trenches. The trenches are then
filled with p++ polysilicon. CMP is performed on the
wafer surface until the bulk silicon wafer is exposed. Fi-
nally, 0.5 µm of thermal SiO2 is grown to consume CMP
damage. Figure 5 shows SEM images at various stages of
trench capacitor fabrication. At the end of trench capac-
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Figure 2. Schematic cross section through a BGA trap die and interposer (not to scale).
itor processing (Fig. 5d), the trench capacitors remain
electrically isolated from the TSVs by a thin oxide layer.
We measure capacitance values of 103.5±1.2 pF for the
48 trench capacitors on a trap die. Capacitance values in
the final packaged trap increase to 118± 3 pF, with vari-
ation dominated by differences in the lengths and widths
of lead traces and electrodes. Typical breakdown voltage
for a trench capacitor is ≈ 18 V, determined by testing
100 capacitors on a test wafer.
(iii) Making Ohmic Contacts to TSVs and Trench Ca-
pacitors: Once the trench capacitors and TSVs have
been formed, a 1.0 µm layer of chemical vapor deposition
(CVD) SiO2 is deposited on top of the wafers. A layer
of photoresist is patterned connecting the TSV cores and
radial arms of the trench capacitors. The wafers are then
etched using a RIE (Reactive Ion Etch) process. Once
the underlying silicon has been reached, we form a plat-
inum silicide layer on the tops of the trench capacitors
and TSV cores. The platinum silicide provides Ohmic
contacts for electrical connections between the doped sil-
icon structures (TSVs and associated trench capacitors)
and the front-side metallization layers described below.
(iv) Patterning Metal Layers: The three front-side
metallization and dielectric layers are shown schemati-
cally in Fig. 2. The bottom most metal layer (M1) is
essentially a large ground plane, interrupted only where
there are TSVs. The second metal layer (M2) forms the
trap DC and RF electrodes. A 10 µm oxide layer between
M1 and M2 limits the capacitance of the RF electrodes.
We utilize a third metal layer (M3) so that the M1 to TSV
connection can be planarized with oxide, which prevents
topography caused by that connection from affecting the
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Figure 3. Process for making TSVs.
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Figure 4. SEM images of the TSVs. The bulk Si core has
been highlighted in green. (a) cross-section and top detail
after DRIE and before the first thermal oxidation; (b) bottom
view after back-side CMP; (c) high-angle surface view before
thermal oxidation.
ion trapping potentials. M3 contains the radial DC elec-
trodes and a ground plane. Appendix A 1 provides addi-
tional fabrication details of the front-side metallization.
After M3 is patterned, a > 2 hour RIE step anisotrop-
ically removes exposed SiO2 by etching in the vertical
direction. A 3 µm BOE (Buffered Oxide Etch) process
then etches the SiO2 laterally, leaving overhanging metal
features which aid in screening dielectric from laser light
during trap operation and which shield the ion to some
extent from stray fields caused by trapped charge on the
dielectrics.
On the back side of the trap die (Fig. 6), 48 silicided
contacts make electrical connections to the cores of the
TSVs and to bond pads; 28 contacts make ground con-
nections to the bulk silicon part of the die. Gold and
tin are deposited on the bond pads for gold/tin eutectic
solder-bonding to the interposer (Sec. II C).
(v) Making Loading Slots: Slots in the trap die allow
passage of a thermal flux of neutral atoms for ion loading
(Sec. III A). The loading slot is coated with gold to
minimize the potential for charge build-up. The etch that
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Figure 5. SEM images of the trench capacitors: (a) cross-
section view and (b) surface view after DRIE trench capac-
itor etch; (c) cross-section view and (d) surface view after
polysilicon fill and CMP.
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Figure 6. (a) Back side of a BGA die; (b) Close-up view.
defines the loading slots also opens up the perimeters of
each die so that the die are singulated (separated from
one another and from the bulk wafer). Figure 7 shows
a completed trap die after it has been removed from its
carrier wafer.
5500 μm
Figure 7. Trap die ready to be bonded to an interposer.
2. Interposer Processing
The interposer is a separate die (1 cm × 1 cm by 1.3
mm-thick) whose purpose is to elevate the trap die above
the rim of the package and to carry electrical signals from
the package to the trap die. Signals are routed on two
metal layers (Interposer M3 and M2 in Fig. 2), each
1.7 µm Au with Ti and Pt adhesion/barrier layers above
and below. Top and bottom ground layers (Interposer
M4 and M1), each 1.7 µm Au, provide electrical shield-
ing. Slots for ion loading are DRIE-etched 300-350 µm
into the front side of the interposer wafer and 1000 µm
in from the back side, meeting to create a continuous
opening that aligns with the loading slot in the trap die.
Appendix A 2 provides details of the interposer fabrica-
tion process.
C. Assembly
For final assembly of the ion trap, we bond together
the separately fabricated trap die and interposer, then
package the combined unit into a CPGA carrier. A con-
ventional gold ball bonder, programmed to leave short
bond wires (≈ 75 µm from base to tip), attaches gold
studs to the bond pads on top of the interposer (Fig.
8). With the gold studs as interconnects, the trap die
is bonded with a solder-reflow process to the interposer
with previously deposited gold and tin layers acting as a
gold/tin eutectic solder.
A separate layer of gold studs is placed on the base
of the CPGA package, and the interposer (plus trap) is
ultrasonically bonded to the CPGA. Wirebonds are then
attached from the CPGA to the interposer. One wire
bond goes directly from the interposer to the trap die,
providing a low-resistance routing for the trap RF signal.
The final packaged trap is shown in Figure 1c.
Figure 8. (a) Gold studs attached to the interposer, with in-
terposer metallization layers labeled (see Appendix A 2). (b)
SEM image; the studs that are attached to ground appear to
glow more brighly than those connected to DC electrodes.
III. TESTING
A. Overview
We test the BGA trap by trapping 40Ca+ ions, using
techniques discussed in Refs.10,20. An oven located below
the CPGA carrier supplies neutral Ca atoms which pass
through the loading slots in the interposer and trap chip
and are photoionized 60 µm above the trap surface. A po-
tential V0 cos (ΩRF t) is applied to the RF electrodes (Fig.
9), where V0 = 95 V and ΩRF = 2pi × 55.14 MHz. This
creates a ponderomotive pseudopotential which confines
ions radially. Ions are confined axially by applying volt-
ages to the DC electrodes and are transported by varying
these voltages to translate the axial potential minimum.
For the following measurements, the axial mode fre-
quency (Sec. III B) is 1.0 MHz and the radial frequencies
are 4.2 MHz and 3.7 MHz. The experiments described
below are performed with the ion at z = 488 µm (see
Fig. 9).
Ions are manipulated with laser light directed paral-
lel to the trap surface. We use a 397 nm laser tuned
near the 2S1/2 → 2P1/2 transition for Doppler cooling
and state detection. Fluorescence is collected onto a
charge-coupled device (CCD) camera and a photomul-
tiplier tube. An 866 nm laser repumps ions out of the
metastable 2D3/2 level. With the Doppler cooling beam
on, the storage lifetime for a Ca+ ion is several hours.
With the Doppler cooling beam mechanically shuttered,
the ion dark lifetime (50% average survival fraction) is
450 s for a single trapped ion (Fig. 10).
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Figure 9. Schematic of the BGA trap, showing RF electrodes
(red), ion loading slot (white), ground planes (gray), and DC
electrodes (teal). Positions are labeled along the trap sym-
metry axis (z).
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Figure 10. Ion lifetime measurement without Doppler cooling.
The dark lifetime (50% survival fraction) is 450 sec for a single
ion (red triangles) and 35 sec for two co-trapped ions (black
circles).
By measuring shifts in the ion equilibrium position as
the harmonic trapping potential is varied, we map out
stray axial electric field strength Ez over the length of
the trap (Fig. 11). We are able to trap and transport
the ion within a 1.2 mm region. Stray fields near the
load zone edge reach several hundred V/m but drop well
below 100 V/m at a distance of 100 µm from the load
slot. These axial stray fields are comparable to those
measured in earlier surface-electrode traps10,18,21.
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Figure 11. Stray axial field Ez measurements over the BGA
trap. Light blue box indicates region of the loading zone.
B. Motional Modes
To characterize the ion’s secular frequencies, we inves-
tigate motional sidebands of the trapped ion around a
motion-independent carrier frequency. The chosen car-
rier is an electric quadrupole transition, 2S1/2,mj =
−1/2 → 2D5/2,mj = −1/2, with wavelength 729 nm.
We apply a weak magnetic field of ≈ 3 gauss to split the
Zeeman sublevels. The carrier frequency shifts in direct
proportion to magnetic field strength; we use an active
compensation coil, driven by feedback from a field probe
near the trap, to null out slow B field drift including
60 Hz line noise. Fig. 12 shows the spectrum around
our carrier transition. Various sidebands appear due to
trapped ion motion relative to the driving laser field. Ax-
ial sidebands of 1st order (fz = 1 MHz) and 2nd order
(f = 2fz) are clearly resolved along with sidebands at
the radial secular frequencies 4.2 MHz and 3.7 MHz.
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Figure 12. Carrier transition and motional sidebands for a
trapped Ca+ ion as a function of the 729 nm laser frequency.
Gray peaks are due to adjacent carrier transitions (between
different Zeeman sublevels) and their sidebands.
Axial mode stability is measured by repeatedly scan-
ning over the axial red and blue sideband transitions
(labeled “1st axial” in Fig. 12). The axial mode fre-
quency remains within a range of 200 Hz (0.02%) over
three hours (Fig. 13). Small shifts of ≈ 100 Hz (0.01%)
7are observed due to ion reload events, which may result
from charging of the trap surface by the loading beams.
These reload shifts typically decay on a timescale of 5-10
minutes.
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Figure 13. Axial mode frequency stability. Blue points indi-
cate measurements following an ion reload event.
We use the average phonon occupation number n¯ in the
axial mode to determine ion heating rates. For low tem-
peratures, n¯ may be measured by comparing strengths of
the 1st axial red and blue sidebands; i.e. n¯ = x/(1 − x)
where x = Ired/Iblue is the ratio of sideband strengths
22.
The ion is sideband cooled to n¯ ≈ 0.25, then allowed to
sit without any cooling for a controlled duration. Follow-
ing the delay, n¯ is remeasured to determine the heating.
Results of this measurement are shown in Fig. 14. A
weighted linear fit to the data gives a heating rate of
0.21(1) quanta/ms. To check for additional heating due
to ion transport, we repeat the experiment with contin-
uous transport of the ion during the delay time. The
transport rate is 0.3 m/s over a 300 µm region of the
trap (round trips between z = 488 µm and z = 788
µm). Transport of the ion in this manner does not af-
fect the measured heating rate within our measurement
uncertainty (blue points and fit in Fig. 14). The cor-
responding frequency-scaled electric field noise density,
ωSE(ω) ≈ 9 × 10−6 V2/m2, is comparable to previous
traps with similar ion-electrode separation17.
C. Multiple Ions
We load multiple-ion chains in a single potential well
(Fig. 15). After calibrating transport waveforms to cor-
rect for stray electric fields in the z direction (Fig. 11),
we reliably co-transport multiple ions out of the load slot
to our experiment zone at z = 488 µm. Transport suc-
cess rates are near 100% for co-transport of two or three
ions at speeds of 0.33 m/s or slower.
In the experiment zone, the two-ion storage lifetime is
typically 1-2 hours with Doppler cooling and 35 seconds
without (Fig. 10). Note that for a two-ion chain we
define lifetime by the loss of either ion. The two-ion
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Figure 14. Heating rate of the axial motional mode. Blue
points are with transport at 0.3 m/s during the delay time.
The resulting heating rate is 0.21(1) quanta/ms without
transport and 0.22(2) quanta/ms with transport.
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Figure 15. Fluorescence images in the loading zone of one to
six trapped ions.
center-of-mass (COM, fz = 1.0 MHz) and stretch (f =
1.73 MHz) axial sidebands are identified in Fig. 16. In
preparation for two-qubit operations, we sideband cool
both axial modes to near the motional ground state, n¯ <
0.5 quanta in each mode.
f-fcarrieru(MHz)
fra
ct
io
nu
in
uD
5/
2
0.3
0.2
0.1
0.0
-2 -1 0 1 2
Redusidebands Carrier Blueusidebands
C
O
M
+C
O
M
S
TR
E
TC
H
C
O
M
S
TR
E
TC
H
-C
O
M
S
TR
E
TC
H
-C
O
M
C
O
M
S
TR
E
TC
H
C
O
M
+C
O
M
Figure 16. Carrier transition and motional sidebands for two
co-trapped Ca+ ions.
D. Beam Focusing
A key advantage of the BGA architecture is the pos-
sibility to focus laser beams more tightly on the ion.
Tighter focus of a gate beam can speed up qubit rotation
8times by increasing intensity at the ion while also reduc-
ing crosstalk to neighboring ions. A focused Gaussian
beam will diverge in inverse proportion to the ultimate
beam waist; that is, a beam tightly focused above the
trap surface will exhibit large angular spread as it enters
and exits the trapping region. The dimensions of the
trap chip and carrier thus impose a limit on how tightly
we may focus the beam before scattering off some surface
enroute.
We use various lens combinations to focus our 729 nm
gate beam onto the trapped ion. The carrier Rabi rate
for single qubit rotations is proportional to the amplitude
of the driving electric field (square root of laser intensity)
at the ion. The laser beam profile is measured by trans-
lating the ion while holding the 729 nm laser fixed and
measuring the associated Rabi frequency; beam waist ra-
dius is defined as the 1/e2 half-width of intensity profile.
Results for four different beam waists are shown in Fig.
17. The 729 nm beam is incident at 45◦ to the trap axis,
giving rise to a factor of
√
2 between the physical beam
waists and the effective beam waists as measured by this
technique.
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Figure 17. Effect of 729 nm gate beam focus on single qubit
transition rate. Correcting for the 45◦ angle of incidence, the
Gaussian fits indicate physical beam waist radii of 24.1 µm
(red), 12.2 µm (black), 9.9 µm (blue), and 8.0 µm (green).
We model these results by measuring the collimated
input beam with a beam profiler, then treating the fo-
cusing lenses as ideal optical elements to calculate effec-
tive beam waists at the ion. The tightest waist shown in
Fig. 17 represents the approximate limit of beam focus-
ing over the BGA trap; at 8 µm waist our model indi-
cates the beam will begin to clip on the CPGA carrier
edge, resulting in a loss of a few percent of the beam
power (Table I). Deviations from the Gaussian fit are
evident in the wings of the 8 µm beam (green) in Fig.
17, indicating beam distortion. Beam waists of 10 µm or
larger, meanwhile, are predicted to experience less than
1% power loss due to clipping. For comparison, the ion
separation distance for two co-trapped ions is roughly 6
µm. As shown in Table I, such tight beam focusing far
exceeds what could be achieved with the same optics in
a previous GTRI trap design with larger trap chip area.
Table I. Calculated power losses due to clipping of a Gaussian
beam off the BGA trap as characterized here and off a GTRI
Gen-V trap18 if placed at equivalent position in the vacuum
chamber.
Power loss due to beam clipping
λ = 729 nm beam waist
(µm) in BGA trap in Gen-V trap
24.1 < 0.001% 6.4%
12.2 0.05% 21.0%
9.3 0.6% 26.9%
7.4 3.1% 32.4%
IV. ENTANGLING GATES
Two qubit entangling gates in Ca+ are highly sensitive
to magnetic field noise in the laboratory. Subsequent to
the Ca+ testing (Sec. III), we trapped 171Yb+ in a second
BGA trap (see Refs.23,24 and references therein for details
on 171Yb+). The F = 0,mF = 0 to F = 1,mF = 0
clock transition of 171Yb+ is magnetic field insensitive at
zero field and these states serve as our |0〉 and |1〉 qubit
states, respectively. We trap pairs of qubits at z = 548
µm with axial frequency 0.6 MHz and radial frequencies
1.7 MHz and 2.1 MHz. Following the work in Refs.25–27,
we span the hyperfine qubit with a pulsed 355 nm Raman
laser. The Raman lasers are counter propagating along
the surface of the trap with approximately 10 mW in the
first beam at a waist of 15 µm and 30 mW in the second
beam at a waist of 7 µm.
Starting in the |00〉 state, we implement a Mølmer-
Sørensen gate28 on the 1.7 MHz radial mode to entan-
gle the two ions into the state (|00〉 − i |11〉)/√2. Fig-
ure 18 shows the population evolution during the entan-
gling gate. It also shows the parity signal at a gate time
of 50 µs as a function of the phase of a subsequent pi/2
pulse on the carrier transition. Following Ref.29, the re-
sulting two qubit entanglement fidelity is 93(2)%.
V. SUMMARY AND CONCLUSIONS
A ball-grid array architecture offers significant im-
provements in size and scalability for microfabricated ion
traps. Trench capacitors fabricated into the trap die re-
place surface filter capacitors, providing a 30× reduc-
tion in trap die area over traps with planar capacitors.
Through-substrate vias connect the electrodes to pads on
the back side of the trap die, eliminating wirebonds from
the trap surface. The trap die is bump-bonded to a sep-
arate interposer chip for signal routing to a CPGA car-
rier. Optical access to a trapped ion is improved by the
reduced BGA trap chip area and the absence of wirebond
obstructions, allowing tighter focusing of laser beams for
qubit operations and addressing.
BGA ion trap performance is characterized with 40Ca+
ions. We measure stray axial electric fields, motional
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Figure 18. (a) Population evolution of the 171Yb+ qubit
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P01=first ion in |0〉, second ion in |1〉; P10=first ion in |1〉,
second ion in |0〉; P11=both ions in |1〉. (b) Parity measure-
ment (P00+P11-P01-P10) of the entangled ions at gate time
of 50 µs.
mode stability, heating rate with and without ion trans-
port, and dark lifetimes for one and two ions. By all
measures, the BGA trap equals or exceeds results from
earlier GTRI surface-electrode traps fabricated with alu-
minum electrodes and standard wirebonding10,18 and the
heating rate is competitive with most microfabricated
traps from other groups30. We demonstrate focusing of
an addressing 729 nm laser beam to a waist of ≈ 8 µm,
approaching the separation distance for two co-trapped
ions, with minimal power loss due to scattering off trap
surfaces. Further improvements in ion addressing could
be obtained with cylindrical optics to tighten focus along
the trap axis while maintaining beam divergence in the
vertical direction relevant to scattering loss. In a second
BGA trap, we demonstrate a Mølmer-Sørensen gate with
93% entanglement fidelity, enabled by tight focusing of
355 nm Raman beams onto a pair of 171Yb+ ions.
Primary challenges in fabricating the BGA trap in-
volve the trap-to-interposer ball bonding and the TSVs.
An ultrasonic process proved unreliable for bonding the
trap to the interposer without damaging the die; the sol-
der reflow process described in Sec. II C was developed
as a robust alternative. The doped silicon TSV process
(Sec. II B 1i) was developed to mitigate risks encountered
in fabricating lower-resistance metal vias. In particular,
filling the narrow via holes with plated metal can cre-
ate voids that trap small amounts of air and degrade the
ultra-high vacuum trap environment.
The BGA architecture extends readily to traps of in-
creasing complexity. BGA techniques could simplify fab-
rication of intricate junction traps, such as the NIST
Racetrack31 and Sandia MUSIQC Circulator32, which
feature rings of RF rails encircling isolated islands of con-
trol electrodes; in such designs it becomes impossible to
route leads to all electrodes on a single metal layer. BGA
interposer design is flexible and easily modified for signal
routing from carriers other than the standard CPGA pre-
sented here. The BGA architecture could be integrated
with recently demonstrated in-vacuum electronics18 to
produce ion traps with significantly larger numbers of
electrodes at manageable physical size.
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Appendix A: Fabrication Details
1. Trap Die Front-side Metallization
On the trap die, the bottom-most metal layer (M1) is a
1.5 µm-thick layer of gold surrounded below by a TiW/Pt
adhesion/diffusion barrier and above by a Ti adhesion
layer. At the locations of TSVs, M1 is patterned into 50
µm-diameter discs that are separated from the ground
plane by 5 µm gaps. The discs are connected to the
TSVs below through Ohmic contacts and to the above
metal layer (M2) by vias. The dielectric between the
TSVs and M1 is 1.5 µm thick; the dielectric between M1
and M2 is 10 µm thick. Vias in the second dielectric are
formed by thermally sloping photoresist and etching the
vias in a recipe that transfers the slope into the SiO2.
M2 forms the trap DC and RF electrodes. M2 is 1.5
µm of gold with 30 nm of Ti above and below to ensure
good adhesion to the SiO2 dielectric. After M2 has been
patterned, CVD SiO2 is deposited over the entire wafer,
and a CMP operation is performed to remove most of the
topography associated with M2 and the M1-to-M2 vias.
After CMP an additional layer of 1.5 µm of TEOS SiO2
is deposited.
The last metal layer (M3) is also 1.5 µm of gold. A
via is etched through the 3.5 µm SiO2 prior to 3rd metal
deposition. A via plug (also 3.5 µm thick) is used to
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fill the via and thereby improve the planarity of the 3rd
metal surface. There is minimal print-through into M3
of features other than the via plugs. A temporary layer
of Ti and Pt protects M3 during the subsequent oxide
etch.
2. Interposer Fabrication
The process for making the interposer is summarized
below, with some detail shown in Figures 2 and 8.
1. Interposer M1 (first metallization layer): M1 forms
a uniform ground plane beneath the signal carrying
lines excluding the region under the BGA, which is
left as bare silicon. M1 is 1.7 µm of Au, with Ti
and Pt adhesion/barrier layers above and below. A
blanket layer of 4 µm of SiO2 is deposited above.
2. Interposer M2 (second metallization layer): M2,
also 1.7 µm of Au surrounded by Ti and Pt, carries
signals from M3 (see below) to the ball bonds un-
der the BGA. This allows the control signals to pass
under ground connections made on M3. A blanket
layer of 6 µm of SiO2 is deposited above.
3. First via: The first via process etches holes through
the SiO2 dielectric down to the metal layer beneath.
In cases where there is a feature on M2 under the
via, the etch stops on M2. Otherwise the etch con-
tinues down to M1 (ground).
4. Interposer M3 (third metallization layer): M3 (1.7
µm Au) carries signals to M2 from the edges of the
interposer and grounds a series of ball bonds on the
perimeter of the BGA. The grounded ball bonds
provide a low impedance ground path between the
BGA and the interposer. A blanket layer of 3 µm
of SiO2 is deposited above.
5. Second via: The second via process opens up holes
though the 3 µm of SiO2 down to M3. Holes near
the perimeter of the interposer expose pads on M3
for wire-bonding to the package. Holes near the
center of the interposer expose pads on M3 for
solder-bonding to the trap die.
6. Interposer M4 (fourth metallization layer): M4 (1.7
µm Au) is a ground plane covering the bulk of the
die except for the region under the BGA.
7. Bond pads: An additional layer of metal is de-
posited, with thickness and properties optimized
for bonding.
8. Front-side loading slots: Holes for the ion loading
slots are DRIE-etched 300-350 µm into the front
side of the wafer.
9. Back-side loading slots: Holes for the ion loading
slots are DRIE-etched 1000 µm in from the back
side of the wafer, meeting the front-side loading
slot holes 300 µm from the front surface of the in-
terposer to create a continuous opening.
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